Nexperia 74LVC00APW,112, Quad 2-Input NAND Logic Gate, 14-Pin TSSOP

RS Stock No.: 178-7015Brand: NexperiaManufacturers Part No.: 74LVC00APW,112
brand-logo
View all in Logic Gates

Technical Document

Specifications

Logic Function

NAND

Mounting Type

Surface Mount

Number Of Elements

4

Number of Inputs per Gate

2

Schmitt Trigger Input

No

Package Type

TSSOP

Pin Count

14

Logic Family

LVC

Maximum Operating Supply Voltage

3.6 V

Maximum High Level Output Current

-24mA

Minimum Operating Supply Voltage

1.2 V

Maximum Low Level Output Current

24mA

Maximum Operating Temperature

+125 °C

Propagation Delay Test Condition

50pF

Length

5.1mm

Height

0.95mm

Width

4.5mm

Minimum Operating Temperature

-40 °C

Dimensions

5.1 x 4.5 x 0.95mm

Country of Origin

Thailand

Product details

74LVC Family Logic Gates

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more

Stock information temporarily unavailable.

Please check again later.

Stock information temporarily unavailable.

€ 0.51

Each (In a Tube of 96) (Exc. Vat)

€ 0.602

Each (In a Tube of 96) (Including VAT)

Nexperia 74LVC00APW,112, Quad 2-Input NAND Logic Gate, 14-Pin TSSOP

€ 0.51

Each (In a Tube of 96) (Exc. Vat)

€ 0.602

Each (In a Tube of 96) (Including VAT)

Nexperia 74LVC00APW,112, Quad 2-Input NAND Logic Gate, 14-Pin TSSOP
Stock information temporarily unavailable.

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more

Technical Document

Specifications

Logic Function

NAND

Mounting Type

Surface Mount

Number Of Elements

4

Number of Inputs per Gate

2

Schmitt Trigger Input

No

Package Type

TSSOP

Pin Count

14

Logic Family

LVC

Maximum Operating Supply Voltage

3.6 V

Maximum High Level Output Current

-24mA

Minimum Operating Supply Voltage

1.2 V

Maximum Low Level Output Current

24mA

Maximum Operating Temperature

+125 °C

Propagation Delay Test Condition

50pF

Length

5.1mm

Height

0.95mm

Width

4.5mm

Minimum Operating Temperature

-40 °C

Dimensions

5.1 x 4.5 x 0.95mm

Country of Origin

Thailand

Product details

74LVC Family Logic Gates

Low-Voltage CMOS logic
Single gate package
Operating Voltage: 1.65 to 5.5 V
Compatibility: Input LVTTL/TTL, Output LVCMOS

74LVC Family

Ideate. Create. Collaborate

JOIN FOR FREE

No hidden fees!

design-spark
design-spark
  • Download and use our DesignSpark software for your PCB and 3D Mechanical designs
  • View and contribute website content and forums
  • Download 3D Models, Schematics and Footprints from more than a million products
Click here to find out more